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Abstract—This letter presents a temperature-sensing tech-
nique on the basis of the temperature dependency of MOSFET 
leakage currents. To mitigate the effects of process variation, the 
ratio of two different leakage current measurements is calculated. 
Simulations show that this ratio is robust to process spread. The 
resulting sensor is quite small-0.0016 mm including an analog-
to-digital conversion—and very energy efficient, consuming less 
than 640 pj/conversion. After a two-point calibration, the accu-
racy in a range of 40 °C-110 °C is less than 1.5 °C, which makes 
the technique suitable for thermal management applications. 
Index Terms— Leakage, process variations, ratio-based, sensor, 
temperature, time-to-digital. 
I. INTRODUCTION 
EXACERBATED variability in nanometer CMOS jeop-ardizes yield, robustness, reliability and performance of 
current analog and digital systems. In this context, temperature 
is by itself a source of new variations —many aging process 
are tightly coupled with thermal gradients and stresses— but 
also a victim of the process uncertainties. Its dependence 
on power densities along with its relationship to leakage 
currents make it specially sensitive to all these issues. There-
fore, the importance of dynamic thermal management (DTM) 
techniques with technology scaling has kept on increasing. 
However, it is not a simple task to design temperature sen-
sors that fulfill the accuracy requirements imposed by DTM 
policies (± 1 °C at throttle, ± 5 °C at 50 °C [1]) comprising a 
small area and power overhead under this scenario of device 
uncertainties. Process variations can affect the quality of the 
reference signal or that of the measurement in such a way that 
the accuracy of the sensor is completely ruined. 
Most previous works in the literature on temperature sensors 
targeting DTM employ a time-to-digital (TDC) or a frequency-
to-digital converter to perform the digitization as they suppose 
a smaller area and power-overhead than voltage- or current-
based converters and also take a very robust reference which 
is the system clock. There have been several proposals to 
generate a temperature-dependent pulse width or frequency. 
In [2] we proposed a sensor in the 0.35 //m node based on 
the temperature dependency of MOSFET leakage currents 







Fig. 1. Constituent blocks of the 65-nm thermal sensor. 
and an energy of 0.21-13nJ with an accuracy 1.97 °C 
without calibration. A similar sensor, employed in the SX-9 
supercomputer, has an area of 1225 /urn2 (without ADC) at 
the 65 nm node [3]. At the 32nm node, a sensor based on 
the leakage current of an SOI-CMOS diode has an area of 
1000 //m2 (with ADC) [4]. Also remarkable, in the field of 
BJT-based sensors—traditionally accuracy-oriented and too 
big for DTM— there has recently been proposed a small 
structure of 0.02 mm2 (with ADC) at the 32nm node [1]. 
In this letter, we introduce a new leakage-current-based 
sensing technique that is robust to process variation. A sensor 
employing this mechanism has been implemented in a 65nm 
technology and its main features are the following. (1) Inde-
pendent of most sources of process variations. (2) Ultra low 
energy per conversion of 48-640 pJ. (3) Area of 439,8 /urn2 
(0.0016 mm2 including ADC). (4) Inaccuracy of less than 
1.5 °C considering process variations for a range of 40-110 °C. 
II. ANALYTICAL DESCRIPTION 
Continuing with the fundamental idea of our previous 
work [2], our proposed technique is based upon the variations 
of the leakage currents with the temperature. Figure 1 shows 
the constituent blocks of the sensor that will help us explain 
its functioning. In our proposal we charge the capacitance 
C through a charging circuitry and measure the time it gets 
discharged mainly through the leakage currents of Ml. More 
precisely, the sensor realizes the ratio of two measures: In the 
former the gate voltage of Ml is set to ground; in the latter 
the gate voltage is set to VBIAS, where VBIAS is a reference 
voltage different to 0V and below Vj so that Ml operates in 
the subthreshold regime. 
Considering these premises, the expression of ID of Ml as 
a function of the temperature, T, and the voltage between its 
drain and source, V, is the following: 
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where K\ and Ki are technology parameters independent 
on the temperature, kT/q is the thermal voltage, n is 
the transistor subthreshold swing coefficient and VG is the 
gate-source voltage of transistor Ml. 
For a constant temperature, let us now calculate the dis-
charge time of C through Ml. Supposing that the charging 
circuitry charges the capacitor C to a voltage V\ and that the 
threshold of the output inverter is V_, the sensor performs the 
following measure: 
AtVl^v2(T) 
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Let us now see what happens when we perform the ratio of 
two measurements with different values of VG'. 
AtVl^v2(T)\vG=o IMAS. 
AtVl->v2(T)\vG=vBIAS 
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yields the following 
log y BIAS 
nkT/q (4) 
_AtVl^v2(T)\vGS=vBIAS. 
As shown, this expression does not display any dependency 
on the size of the capacitor, the voltage the node is charged 
at, the threshold of the inverter or the device parameters of 
Ml. This makes the sensor specially suitable to track the 
temperature on current nanometer technologies. The measure-
ment displays linear sensitivity on VBIAS whose robustness 
and characteristics, being such a small voltage, are one of 
the factors that will most impact the quality of the sensor. 
Supposing VBIAS = 125 mV, the sensitivity of the calculated 
T at 75 °C is 2.8 °C/mV. As explained in [3], this type 
of leakage-based sensors displays little dependence on Vdd 
variations. In this case the sensitivity on the supply comes 
through VBIAS', this value for each voltage reference circuit 
will display a certain dependency on the supply which will 
ultimately affect the calculated temperature. 
III. CHARACTERIZATION AND DISCUSSION 
In order to prove the correctness of these equations, we 
have designed a sensor system as depicted in Fig. 1 employing 
a time-to-digital converter based on a logarithmic counter, 
as described in [2]. When laid out in a TSMC 65nm CMOS 
process, the sensor and voltage reference occupy an area 
of 440 //m2, which increases to 1568 //m2 with the ADC. 
The simulations and layouts have been carried out in the 
Cadence™ environment. All the characterization results come 
from post place-and-route Monte Carlo simulations taking 
a distribution of 100 test circuits—representing different 
technology corners. 
As expressed by equation 4, the sensor presents a transfer 
function that is directly proportional to the inverse of the tem-
perature. For a limited range of temperatures this function can 
be approximated by a linear response, albeit a certain degree 
of curvature will always be present. Furthermore second and 
greater order effects not taken into account by our model 
would introduce a certain distortion. These limitations will 
be responsible for the inaccuracy of the sensor under nominal 
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Fig. 2. Sensor response under the effects of process variability, 
(a) Digitization output, (b) Error distribution. 
linear response, and considering the field of application of the 
monitor—on-chip thermal management—we restrict the range 
of temperatures to 4 0 - 1 1 0 °C. 
The simulation results under nominal conditions yield a 3er 
inaccuracy of 0.96 °C, and a quantization error of ± 0.20 °C. 
The power has a variation from 3.16 to 0.239 nW (40-110 °C) 
and the energy ranges from 633 to 47.7 pJ from the minimum 
to the maximum temperature in the range as the length of the 
pulses varies and, thus, the logarithmic counter is active for 
different times. 
Figs. 2(a)-(b) show the sensor's response in the presence 
of process variation. Figure 2(a) shows the digital signals 
output by the logarithmic counter for each of the measures 
along with the result of the substraction. As shown there is 
a considerable spread in the digitized values of the measures 
due to process fluctuations, however when the substraction 
is performed, the spread is greatly reduced, as expected 
from equation 4. Figure 2(b) shows the distributions of error 
for each temperature, once a two-point calibration has been 
performed. The 3er value of the error under these conditions 
is 1.18 °C. Compared to other temperature sensors reported 
in a recent survey [5], the sensor described in this letter 
exhibits significantly less area and energy consumption. These 
properties come along an accuracy and a resolution within 
the acceptable range for DTM policies. 
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